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Our proof method features novel assertions specifying thread-specific views on the state of programs.
This is combined with a set of Hoare logic rules that describe how these assertions are affected by
atomic program steps. We demonstrate the utility of our proof calculus by verifying a number of
standard C11 litmus tests and Peterson’s algorithm adapted for C11. Our proof calculus and its
application to program verification have been fully mechanised in the theorem prover Isabelle.
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1 Introduction
In 1976, Susan Owicki and David Gries proposed an extension of Hoare’s axiomatic reasoning
technique [15] to concurrent programs [25]. Their proof calculus allows one to reason about
concurrent programs with shared variables via a number of proof rules, including the rules
for sequential programs as introduced by Hoare plus an additional proof rule for concurrent
composition. This composition rule basically allows for the conjunction of pre- and post-
conditions of the process’ individual proofs, given that their proof outlines are interference
free. Interference freedom requires that an assertion in the proof of one process cannot
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Today, concurrent programs are run on multi-core processors. Multi-core processors
come with weak memory models specifying the execution behaviour of concurrent programs.
Reasoning consequently needs to be adapted to the memory model under consideration.
Owicki-Gries reasoning is, however, fixed to the memory model of sequential consistency
(SC) [23], and is unsound for weak memory models. Recent research has thus worked towards
new sound proof calculi for concurrent programs. Most often, such approaches involve
concurrent separation logics (e.g., GPS and RSL [32, 16]). These techniques constitute a
radical departure from the (relatively) small and easy proof calculus of Owicki and Gries,
further extending already complex logics. A proposal for a (rely-guarantee variant of) the
Owicki-Gries proof system has been made by Lahav and Vafeiadis [21], however, requiring a
strengthened non-interference check.
In this paper, we develop a proof method based on the Owicki-Gries proof calculus,
keeping all of the original proof rules including the non-interference check unchanged. Our
technique introduces a set of basic axioms to cope with memory accesses (reads, writes,
read-modify-writes) and simple assertions that describe the current configuration of the weak
memory state. Our proof calculus targets the weak memory model of the C11 programming
language [8]. Here, we deal with the release-acquire-relaxed (RAR) fragment of C11 (thereby
going further than prior work on Owicki-Gries reasoning for C11 [21]).
The key idea of our approach is the usage of novel assertions which enables the specification
of thread-specific views on shared variables. We also include a specific assertion containing
a modality for release-acquire (RA) synchronisation, capturing particularities of C11 RA
message passing. The use of non-standard assertions as a consequence necessitates the
introduction of new rules of assignment, formalising the effect of assignments on assertions.
We build our proof calculus on top of an operational semantics for C11 RAR. The
semantics is a mixture of the operational semantics proposed by Doherty et al. [12] (for RAR)
and Kaiser et al.’s semantics [16] for RA plus non-atomics. Correctness of this novel proposal
is shown by proving it to coincide with the semantics defined by Doherty et al. [12] which in
turn has been proven to coincide with the standard axiomatic semantics of Batty et al. [8].
We have formalised our semantics within the theorem prover Isabelle [26] and mechanically
proved soundness of all of our new rules for C11 assertions. Moreover, we provide mechanical
proofs of several litmus tests from the literature (message passing, load buffering, read-read
coherence) as well as a version of Peterson’s algorithm adapted for C11 memory [12, 34].
Overview. The paper is organised as follows. In the next section we start with an example
explaining the behaviour of concurrent programs on C11, motivating our novel assertions.
Section 3 defines the syntax of C11 RAR programs and Section 4 its semantics. We present
the proof calculus and its novel assertions in Section 5 via proofs of correctness for some
standard litmus tests, and a case study of Peterson’s algorithm in Section 6. Section 7
describes our Isabelle mechanisation, Section 8 discusses related work and the last section
concludes.
2 Deductive Reasoning for Weak Memory
In this section, we illustrate the basic principles of C11 synchronisation and our verification
method by considering the message-passing example (Figures 1 and 2). The two programs
are almost identical and consist of two threads executing in parallel, accessing shared variables.
The assertions in curly brackets at the end specify the programs’ postconditions.
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Init: d := 0; f := 0;
Thread 1 Thread 2
d := 5; do r1←A f
f :=R 1; until r1 = 1;
r2← d;
{r2 = 5}
Figure 1 Message-passing litmus test.
Init: d := 0; f := 0;
Thread 1 Thread 2
d := 5; do r1← f
f := 1; until r1 = 1;
r2← d;
{r2 = 0 ∨ r2 = 5}
Figure 2 Unsynchronised message passing.
The programs comprise two shared variables: d (that stores some data) and f (that stores
a flag). In both programs, both d and f are initially 0. thread 1 updates d to 5, then updates
f to 1. Thread 2 waits for f to be set to 1, then reads from d. Under sequential consistency,
one would expect that the final value of r2 is 5, since the loop in thread 2 only terminates
after f has been updated to 1 in thread 1, which in turn happens after d has been set to 5.
However, the C11 semantics allows the behaviour in Figure 2, where thread 2 may read a
stale value of d, and hence only the weaker postcondition r2 = 0 ∨ r2 = 5 holds. To regain
the expected behaviour, one must introduce additional synchronisation in the program. In
particular, the write to f by thread 1 must be a releasing write (i.e., f :=R 1) and the read
of f in thread 2 must be an acquiring read (i.e., r1 ←A f) as in Figure 1.
In sequential consistency all threads have a single common view of the shared state,
namely all threads see the latest write that occurs for each variable. When a new write is
executed, the views of all threads are updated so that they see this write. In contrast, each
thread in C11 programs has its own view of each variable, which is affected by synchronisation
annotations. Thus, for the program in Figure 2, after initialisation, all threads see the initial
writes (i.e., d = 0, f = 0). The assignments in thread 1 only change thread 1’s view, and
leave thread 2’s view unchanged. Thus, after execution of f := 1, thread 2 has access to two
values for d (i.e., d ∈ {0, 5}) and f (i.e., f ∈ {0, 1}). Even if thread 2 reads f = 1, its view of
d remains unchanged and it continues to have access to both values of d.
The program in Figure 1 has a similar semantics for initialisation and execution of thread 1,
i.e., its execution does not affect the view of thread 2. However, due to the release-acquire
synchronisation on f (notation R and A), after thread 2 reads f = 1, its view for d will be
updated so that the stale value d = 0 is no longer available for it to read. One way to explain
this behaviour is by thinking of thread 1 as passing its knowledge of the write to d to thread
2 via the variable f , which is synchronised using the release-acquire annotations.
This intuition is captured formally using a semantics based on timestamps [16, 13, 17, 27],
which enables one to encode each thread’s view and define how these views are updated. In
this paper, we characterise the release-acquire-relaxed subset of C11 [12] (C11 RAR) using
timestamps, which has a restriction prohibiting the so-called load-buffering litmus test1 [22].
The main contribution of our paper is an assertion language that enables one to reason
about thread views in a Hoare-style proof calculus, resulting in the proof outline given in
Figure 3. As already noted, the key advantage of these assertions is the fact that standard
rules of Hoare and Owicki-Gries logic remain unchanged. For message passing, we require
three main types of assertions (see Section 5):
Possible value. A possible value assertion (denoted x ≈t n) states that thread t can read
value n of global variable x, i.e., there is a write to x with value n beyond or including
the viewfront2 of thread t. Note that there may be more than one such write, and hence
1 Litmus tests are small code snippets with particularly interesting behaviour.
2 We borrow the term viewfront from Popkadaev et al. [27].
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Init: d := 0; f := 0;
{f =1 0 ∧ f =2 0 ∧ d =1 0 ∧ d =2 0}
Thread 1 Thread 2
{f 6≈2 1 ∧ d =1 0} {[f = 1](d =2 5)}
1 : d := 5; 3 : do r1←A f until r1 = 1;
{f 6≈2 1 ∧ d =1 5} {d =2 5}
2 : f :=R 1; 4 : r2← d;
{true} {r2 = 5}
{r2 = 5}
Figure 3 Proof outline for message passing.
there may be several possible values for a given variable. For instance, there might be
one write to x with value v1 in thread t’s viewfront and two more writes to x with values
v2 and v3 beyond the viewfront. Then assertions x ≈t v1, x ≈t v2 and x ≈t v3 all hold.
Definite value. A definite value assertion (denoted x =t n) states that thread t’s viewfront
is up-to-date with the writes to x (i.e., there is a single write to x beyond or including
the viewfront of thread t), and this write updates x’s value to n. Thus, t definitely knows
the variable x to have value n.
Conditional value. A conditional value assertion (denoted [x = n](y =t m)) captures the
message passing idiom for variable y via variable x. It guarantees that when thread t
reads x to be n via an acquiring read, a release-acquire synchronisation is induced and
thereby t learns the definite value of y to be m. In particular, after reading x = n via
an acquiring read, the viewfront for t is updated so that the only write to y beyond or
including this viewfront is a write with value m.
For the example in Figure 3, after initialisation, both threads 1 and 2 have definite value 0
for both d and f . The precondition of d := 5 states that thread 2 cannot possibly observe 1
for f (i.e., f 6≈2 1, needed for interference freedom of proof outlines) and thread 1 definitely
observes 0 for d (i.e., d =1 0). These assertions can be proven locally correct and interference
free since thread 2 neither modifies d nor f . The precondition of f :=R 1 is similar but
with d =1 5 in place of d =1 0. The precondition of the until loop in thread 2 contains a
conditional value assertion, which ensures that if thread 2 reads f = 1 then it will definitely
read d = 5. This conditional value assertion enables one to establish local correctness of the
precondition (i.e., d =2 5) of the statement r2← d, which leads to the postcondition of the
program. Each of the assertions in thread 2 can be proven to be interference free against
thread 1.
3 Program Syntax
We start by defining the syntax of concurrent programs, starting with the structure of
sequential programs (single threads). A thread may use global shared variables (from VarG)
and local registers (from VarL). We let Var = VarG ∪ VarL and assume VarG ∩ VarL = ∅.
Global variables can be accessed in three different synchronisation modes: acquire (A, for
reads), release (R, for writes) and relaxed (no annotation). The annotation RA is employed
for update operations, which read and write to a shared variable in a single atomic step. We
use x, y, z to range over global variables and r1, r2, . . . to range over local variables. We
assume that 	 is a unary operator (e.g., ¬), ⊕ is a binary operator (e.g., ∧, +, =) and n
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is a value (of type Val). Expressions may only involve local variables. For a treatment of
expressions with global variables in the semantics see [12]. The syntax of sequential programs,
Com, is given by the following grammar (with r ∈ VarL, x ∈ VarG):
ExpL ::= Val | r | 	ExpL | ExpL ⊕ ExpL
ACom ::= skip | x.swap(n)RA | r := ExpL | x :=[R] ExpL | r ←[A] x
Com ::= ACom | Com;Com | if B then Com else Com | while B do Com
where we assume B to be an expression of type ExpL that evaluates to a boolean. The
statement x.swap(n)RA atomically reads the variable x (using an acquiring read) and updates
x to value n (using a releasing write) in a single atomic step. Its execution therefore gives
rise to an atomic read-modify-write update event. We have not included a CAS operation
here; it could similarly be implemented by an update event (see e.g. [33]).
The notation [X] denotes that the annotation X is optional, where X ∈ {A,R}, enabling
one to distinguish relaxed, acquiring and releasing accesses. Loops will be used in other
forms, like do-until or do-while, which are straightforward to define in terms of the command
syntax above.
As is standard in Owicki-Gries proofs, we make use of auxiliary variables, which are
variables that do not affect the meaning of a program, but appear in proof assertions. We
require that each auxiliary variable is local to the thread in which it occurs. Auxiliary
variables may only occur in assignments, not in conditional statements, and only in the form
α := E, where E ∈ ExpL and α is an auxiliary variable3. Finally, we require that writes
to auxiliary variables occur atomically in conjunction with another (non-auxiliary) atomic
program step. Such atomic operations are written as 〈A,α := E〉, where A ∈ ACom. This
is more of a technical requirement which could also easily be relaxed. It guarantees that
the programs without and with auxiliary variables have the same number of transitions (no
stuttering steps).
For simplicity, we assume concurrency at the top level only. We let Tid be the set of
all thread identifiers and use a function Prog : Tid → Com to model a program comprising
multiple threads. In examples, we typically write concurrent programs as C1|| . . . ||Cn, where
Ci ∈ Com. We further assume some initialisation of variables. The structure of our programs
thus is Init;
(




The operational semantics for this language is defined in two parts. The program semantics
fixes the steps that the concurrent program can take. This gives rise to transitions (P, lst) −a→t
(P ′, lst′) of a thread t where P and P ′ are programs, lst and lst′ is the state of local variables
and a is an action (possibly the silent action τ , see below). The program semantics is
combined with a memory semantics which reflects the C11 state (denoted by σ), and in
particular the write actions from which a read action can read.
We start by fixing the actions, where x ∈ VarG and m,n ∈ Val:
Act = {rd(x, n), rdA(x, n), wr(x, n), wrR(x, n), updRA(x, n,m)}
containing actions for (releasing) reads, (acquiring) writes and updates (reading value n and
writing m). We furthermore employ a silent τ action and let Actτ = Act∪{τ}. For an action
a ∈ Act, we let var(a) ∈ VarG be the variable read (or written to), rdval(a) ∈ Val be the
3 The locality requirement is the only difference to “normal” Owicki-Gries auxiliary variables.
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r ∈ VarL n = JEKls
(r := E, ls) −τ→ (skip, ls[r := n])
x ∈ VarG a = wr[R](x, JEKls)
(x :=[R] E, ls) −a→ (skip, ls)
a = rd[A](x, n) n ∈ Val
(r ←[A] x, ls) −a→ (skip, ls[r := n])
a = updRA(x,m, n) m ∈ Val
(x.swap(n)RA, ls) −a→ (skip, ls)
(C1, ls) −a→ (C′1, ls′)
(C1;C2, ls) −a→ (C′1;C2, ls′) (skip;C2, ls) −τ→ (C2, ls)
JBKls
(if B then C1 else C2, ls) −τ→ (C1, ls)
¬JBKls
(if B then C1 else C2, ls) −τ→ (C2, ls)
JBKls
(while B do C, ls) −τ→ (C;while B do C, ls)
¬JBKls
(while B do C, ls) −τ→ (skip, ls)
Aux
(A, ls) −a→ (skip, ls′)
(α := E, ls′) −τ→ (skip, ls′′)
(〈A;α := E〉, ls) −a→ (skip, ls′′)
Prog
(P (t), lst(t)) −a→ (C, ls) a ∈ Actτ
(P, lst) −a→t (P [t := C], lst[t := ls])
Figure 4 Program semantics.
value read and wrval(a) ∈ Val be the value written. We let U denote the update actions, and
distinguish the sets WR ⊇ U (write release), RA ⊇ U (read acquire), WX (write relaxed) and
RX (read relaxed). Finally, we define R = RA ∪ RX (all reads) and W = WR ∪WX (all writes).
Typically, we refer to the elements of W as writes, but note that this set also includes update
actions.
4.1 Program Semantics
In the program semantics, we assume a function lst ∈ Tid → (VarL 7→ Val) ( 7→ being a
partial function), which returns the local state for the given thread. We assume that the
local variables of threads are disjoint, i.e., if t 6= t′, then dom(lst(t)) ∩ dom(lst(t′)) = ∅.
For an expression E over local variables, we write JEKls for the value of E in local state
ls ∈ (VarL 7→ Val); we write ls[r := n] to state that ls remains unchanged except for the
value of local variable r which becomes n.
Figure 4 gives the transition rules of the program semantics. The last rule, Prog, lifts
the transitions of threads to a transition for a concurrent program. The other rules concern
the sequential part of the language. The rules in a sense ignore the fact that the language
allows for global variables; the program semantics just details the values of local variables in
component ls. When global variables are read, the program semantics allows for any possible
value to be read. This is combined with the memory semantics (formalised by a t) as follows:
(P, lst) −τ→t (P ′, lst
′)
(P, lst, σ) =⇒ (P ′, lst′, σ)
(P, lst) −a→t (P ′, lst
′) σ a t σ′
(P, lst, σ) =⇒ (P ′, lst′, σ′)
The transitions defined by σ a t σ′ ensure that read actions only return a value allowed
by the C11 semantics and are defined in Section 4.2. The rules for all imperative program
constructs (sequential composition, if and while) are standard.
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Table 1 Components of a C11 state.
Component Informal meaning Initial value
writes ⊆W × Q The writes which have happened so far writesInit
tviewt ∈ VarG → writes The viewfront of a thread t tviewInit
mvieww ∈ VarG → writes The viewfront of a thread when writing w mviewInit
covered ⊆ writes The covered writes ∅
4.2 Memory Semantics
Next, we detail the memory semantics, which is equivalent to an earlier operational reformu-
lation [12] of the RAR fragment from [22].
C11 State. Table 1 summarises the components of a C11 state. Each global write is
represented by a pair (a, q) ∈W × Q, where a is a write action, and q is a rational number
that we use as a timestamp (c.f., [16, 13, 27]). The timestamps totally order the writes to
each variable; the ordering induced by timestamps is also referred to as the modification
order [22, 12] or coherence order [6]. For each write w = (a, q), we denote w’s timestamp
by tst(w) = q. We also lift the functions var and wrval to timestamped writes, e.g.,
var((a, q)) = var(a). The set of all writes that have occurred in the execution thus far is
recorded in the state component writes ⊆W × Q.
As described in Section 2, each state must record the writes that are observable to each
read. To achieve this, we use two families of functions from global variables to writes, both
of which record the viewfronts (c.f., [27, 17]).
A function tviewt that returns the viewfront of thread t (one for each global variable).
The thread t can read from any write to variable x whose timestamp is not earlier than
tviewt(x). Accordingly, we define, for each state σ, thread t and global variable x, the set
of observable writes:
σ.OW(t, x) = {(a, q) ∈ σ.writes | var(a) = x ∧ tst(σ.tviewt(x)) ≤ q} (1)
A function mvieww that records the viewfront of write w, which is set to be the viewfront
of the thread that executed w at the time of w’s execution. We use mvieww to compute
a new value for tviewt if a thread t synchronizes with w, i.e., if w ∈ WR and another
thread executes an e ∈ RA that reads from w.
Finally, our semantics maintains a variable covered ⊆ writes. In C11 RAR, each update
action occurs in modification order immediately after the write that it reads from [12]. This
property constitutes the atomicity of updates. In order to preserve this property, we must
prevent any newer write from intervening between any update and the write that it reads
from. As we explain below, covered writes are those that are immediately prior to an update
in modification order, and new write actions never interact with a covered write.
Initialisation. Table 1 also states how these components are initialised by Init. If VarG =
{x1, . . . , xn}, VarL = {r1, . . . , rm} and k1, . . . , kn, l1, . . . , lm ∈ Val, we assume Init = x1 :=
k1; . . . , xn := kn; [r1 := l1; ] . . . [rm := lm; ], where we use the notation [ri := li; ] to mean
that the assignment ri := li may optionally appear in Init. Thus each shared variable is
initialised exactly once and each local variable is initialised at most once. The initial values
of the state components are then as follows, where we assume that 0 is the initial timestamp.
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writesInit = {(wr(x1, k1), 0), . . . , (wr(xn, kn), 0)}
tviewInit(xi) = (wr(xi, ki), 0) for each thread xi ∈ VarG
mviewInit = tviewInit
The initial local state component of each thread must also be compatible with Init, i.e., for
each t if ri ∈ dom(lst(t)) we have that (lst(t))(ri) = li provided ri := li appears in Init.
We let lstInit be the local state compatible with Init, let σInit denote the initial state
defined by Init, and define ΓInit = (lstInit, σInit).
Transition semantics. The transition relation of our semantics for global reads and writes
is given in Figure 5. Each transition σ a t σ′ is labelled by an action a and thread t. The
premise of each rule must identify the write w that the action interacts with. This is made
more precise below.
Read transition by thread t. Here we assume that
a is either a relaxed or acquiring read to variable x,
(w, q) is a write to x that t can observe (i.e., (w, q) ∈ σ.OW(t, x)), and
the value read by a is the value written by w.
Each read causes the viewfront of t to be updated. This is computed as follows. If the read
synchronises with the write, then the thread’s new view will be a combination of its existing
view, and the view of that write. In particular, for each variable x the new view of x will
be the later of either tviewt(x) or mvieww(x), in timestamp order. To express this, we use
an operation that combines two views v1 and v2, by constructing a new view that takes the
later of the writes at each variable:
(v1 ⊗ v2)(x) =
{
v1(x) if tst(v2(x)) ≤ tst(v1(x))
v2(x) otherwise
If w and a do not synchronise, then tviewt is simply updated to include the new write.
For illustration, consider the picture in Figure 6. The x-axis depicts the timestamps of
the writes, the y-axis the variables x, y and z, which we assume are initialised by writes x0,
y0 and z0, respectively. The orange line shows the view of a thread, say t1, and the blue line
depicts the view of another thread that executes w = (wrR(y, 42), 3). If thread t1 performs
an acquiring read of y and reads from w (i.e., it performs a sychronising read), thread t1’s
view changes to the diagram on the right, whereby its current viewfront is combined with
the viewfront of w.
Write transition by thread t. A write transition must identify the write (w, q) after which
a occurs. This w must be observable and must not be covered – the second condition is
required to preserve the read-modify-write atomicity of updates. We must choose a fresh
timestamp q′ ∈ Q for a, which is formalised by fresh(q, q′):
σ.fresh(q, q′) = q < q′ ∧ ∀w′ ∈ σ.writes. q < tst(w′)⇒ q′ < tst(w′)
The predicate fresh(q, q′) ensures that q′ is a new timestamp for the variable x, such that
(a, q′) occurs immediately after (w, q)4. The new write is added to the set writes. We update
tviewt to include the new write, which means t can no longer observe any writes prior to (a, q′).
4 This does not exclude that later some other write is placed in between q and q′.
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Read
a ∈ {rd(x, n), rdA(x, n)} (w, q) ∈ σ.OW(t, x) wrval(w) = n
tview′t =
{
σ.tviewt ⊗ σ.mview(w,q) if (w, a) ∈WR × RA
σ.tviewt[x := (w, q)] otherwise
σ a t σ[tviewt := tview′t]
Write
a ∈ {wr(x, n), wrR(x, n)} (w, q) ∈ σ.OW(t, x) \ σ.covered σ.fresh(q, q′)
writes′ = σ.writes ∪ {(a, q′)} tview′t = σ.tviewt[x := (a, q′)]
σ a t σ[tviewt := tview′t,mview(a,q′) := tview′t,writes := writes′]
Update
a = updRA(x,m, n) (w, q) ∈ σ.OW(t, x) \ σ.covered
wrval(w) = m σ.fresh(q, q′)
writes′ = σ.writes ∪ {(a, q′)} covered ′ = σ.covered ∪ {(w, q)}
tview′t =
{
σ.tviewt[x := (a, q′)]⊗ σ.mview(w,q) if w ∈WR
σ.tviewt[x := (a, q′)] otherwise
σ a t σ[tviewt := tview′t,mview(a,q′) := tview′t,
writes := writes′, covered := covered ′]

















Figure 6 Illustration of views and view updates: pre-state (left) and post-state (right) after
executing rdA(y, 42) by thread t1 (orange).
Finally, we set the viewfront of (a, q′) to be the new viewfront of t, i.e., mview(a,q′) := tview′t.
Now, if some other thread synchronises with this new write in some later transition, that
thread’s view will become at least as recent as t’s view at this transition.
Update transition by thread t. These transitions are best understood as a combination of
the read and write transitions. As with a write transition, we must choose a valid fresh q′, and
the state components writes and mview are updated in the same way. As discussed earlier,
in Update transitions it is necessary to record that the write that the update interacts with
is now covered, which is achieved by adding that write to covered. Finally, we must compute
a new thread view, which is similar to a Read transition, except that the thread’s new view
always includes the new write introduced by the update.
4.3 Relationship to the Axiomatic Semantics
We prove that the timestamp-based semantics presented here is equivalent to an earlier
operational semantics [12] that is already known to be equivalent to the C11 RAR fragment.
Here, we just roughly sketch how this proof proceeds.
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The semantics in [12] describes C11 states in the form E = (X, sb, rf,mo), where X is
a set of read and write events (roughly equivalent to actions) and sb, rf and mo describe
the sequenced-before and reads-from relation as well as the modification order of the C11
axiomatic semantics. A number of further relations are derived from these, in particular the
extended coherence order eco and the happens-before order hb. The proof of equivalence
of the semantics shows the two semantics to simulate each other. For this, we need to
define a correspondence between C11 states of form E and of form σ such that: (1) For
σ.writes, we take X ∩ W; (2) For σ.covered, we take the writes w in X ∩ W such that
there is an update u with (w, u) ∈ rf; and (3) For mview and tview, we use a downward
closure operator, cclose, which for a given set of events S determines the set of events prior
to S in the relation eco? ◦ hb? (where R? is the reflexive closure of a relation R). Then
σ.tviewt = maxmo(X.cclose(Xt)) and σ.mvieww = maxmo(X.cclose({w})), where maxmo
selects writes being maximal wrt. mo and Xt are all actions of t in X. In all these cases,
timestamps for writes have to be selected consistent with mo.
Given such a correspondence, the proof proceeds by showing this correspondence is
preserved by the read, write and update transitions.
4.4 Well Formedness
Our proofs in subsequent sections require that the state under consideration is well-formed.
This is formalised by predicate wfs over a C11 state σ, where
wfs(σ) ⇐⇒ ran((
⋃
t σ.tviewt) ∪ (
⋃
w σ.mvieww)) ⊆ σ.writes ∧
finite(σ.writes) ∧ σ.covered ⊆ σ.writes ∧
(∀w. w ∈ σ.writes ⇒ σ.mvieww(var(w)) = w)
The first conjunct ensures that each viewable write is in σ.writes. The second conjunct
ensures there are only a finite number of writes, and the third ensures that every covered
write is an actual write. The final conjunct ensures that for each write in σ.writes, the
viewfront of w for var(w) is w itself.
Well-formedness is invariant for any program, i.e., every initialisation establishes well-
formedness and every program transition preserves well-formedness.
I Lemma 1. For any program C constructed using the syntax described in Section 3, wfs(σ)
is invariant.
Proof. In Isabelle. We show that every initialisation establishes wfs(σ). Furthermore, if
wfs(σ) and σ a t σ′, then wfs(σ′) for any action a and thread t. J
5 Hoare Logic and Owicki-Gries Reasoning for C11
In this section, we present a Hoare logic [15] for C11 RAR that enables Owicki-Gries
reasoning [25]. For compound statements (including concurrent composition) we use the
standard rules of Hoare logic as well as the standard interference freedom proof obligations
described by Owicki and Gries. Our contribution is a novel set of high-level predicates
that describe the observations of each thread for a C11 state, together with a set of basic
axioms that describe how these predicates interact with read, write and update transitions.
Soundness of these axioms has been checked using Isabelle.
In Section 5.1, we link our operational semantics to the proof outlines of Hoare logic
and Owicki-Gries’ notion of interference freedom. Section 5.2 provides an overview of our
assertion language and briefly discusses the main categories of assertions, i.e., assertions







{p ∧B}C1{q} {p ∧ ¬B}C2{q}
{p}if B then C1 else C2{q}
While
{p ∧B}C{p}
{p}while B do C{p ∧ ¬B}
Until
{p}C{r} {r}while ¬B do C{r ∧B}
{p}do C untilB{r ∧B}
Cons
p⇒ p′ {p′}C{q′} q′ ⇒ q
{p}C{q}
Figure 7 Classical proof rules for sequential programs.
describing observability, ordering and occurrences of writes. We present the basic axioms
in stages, using specific litmus tests (in Sections 5.3, 5.4, 5.5) to motivate each group of
assertions. The proof outlines of all litmus tests have been verified using Isabelle.
5.1 Soundness and Classical Verification Rules
We first define the meaning of a Hoare triple under partial correctness and present the
classical proofs rules for compound statements. Unlike Hoare logic, where a state is modelled
by a mapping from variables to values, as we have seen in Section 4.1, states of a C11
program contain two components: a local state lst and a global state σ. We let ΣG
be the set of all possible global state configurations (as described in Table 1) and let
ΣC11 = (VarL → Val)× ΣG be the set of all possible C11 states. Predicates over ΣC11 are
therefore of type ΣC11 → B. This leads to the following definition of a Hoare triple, which we
note is the same as the standard definition – the only difference is that the state component
is of type ΣC11.
I Definition 2. Suppose p, q ∈ ΣC11 → B, P ∈ Prog and E = λt : Tid. skip. The semantics
of a Hoare triple under partial correctness is given by:
{p}Init{q} = q(ΓInit)
{p}P{q} = ∀lst, σ, lst′, σ′. p(lst, σ) ∧ (P, lst, σ) =⇒∗ (E, lst′, σ′)⇒ q(lst′, σ′)
{p}Init;P{q} = ∃r. {p}Init{r} ∧ {r}P{q}
The classical rules of sequential Hoare logic for compound (i.e., non-atomic) statements are
given in Figure 7. Soundness of these proof rules (with respect to Definition 2) holds for
exactly the same reason as soundness of Hoare logic [15].
The sequential part is combined with the Owicki-Gries rule for concurrent composition
in the standard way [25, 7]. First, we construct proof outlines for every component of the
concurrent program in isolation. A proof outline inserts assertions (in { } brackets) into a
program. In a so-called standard proof outline every statement R of the program has exactly
one assertion before it. This assertion is its precondition, pre(R). Next, all assertions in one
component have to be checked for non-interference with all statements in other components.
I Definition 3. A statement R ∈ ACom with precondition pre(R) (in the standard proof
outline) does not interfere with an assertion p if
{p ∧ pre(R)} R {p} .
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Proof outlines of concurrent programs are interference free if no statement in one thread
interferes with an assertion in another thread.
Interference freedom guarantees that proof outlines in each thread are stable under the
execution of other threads. This is formalised in the Owicki-Gries proof rule for concurrent
composition:
Parallel
Proof outlines {pi}Ci{qi} are interference free
{
∧n
i=1 pi} C1|| . . . ||Cn {
∧n
i=1 qi}
We say a proof outline is valid if it is both sequentially valid (or locally correct) and
interference free.
Finally, there is a standard proof rule for auxiliary variables in parallel programs [7]. Let
V be a set of auxiliary variables of a parallel program P and q be a predicate that does not
mention auxiliary variables. Then we can prove that a Hoare triple holds for a program




provided vars(q) ∩ V = ∅
where Init0 is obtained from Init by removing all auxiliary assignments and P0 is obtained
by replacing all statements 〈A, a := E〉 in P (for a ∈ V ) by A.
5.2 An Assertion Language
We studied a number of well-known litmus tests and examples and discovered three main
categories of assertions required for specification and verification of a wide range of problems.
These three main categories are dealing with (values of) writes to variables and the order in
which they occur.
Observability. Observability assertions describe if or when a thread may observe or
has encountered a write to a variable. As described in Section 2, these assertions are
thread-specific and deal with the thread’s view. We repeat the main ideas here to simplify
comparison with the other types of assertions. The main observability assertions are as
follows:
1. Possible observation which is denoted by x ≈t u means that thread t may observe
value u for x. The formal definition and an example motivating this assertion is given
in Section 5.4.
2. Definite observation which is denoted by x =t u means that thread t must observe
the value u for x. The formal definition and an example motivating this assertion is
given in Section 5.3.
3. Conditional observation which is denoted by [x = u](y =t v) means that if thread
t synchronises with a write to variable x with value u, it must observe value v for y.
The formal definition and an example motivating this assertion is given in Section 5.4.
4. Encountered value which is denoted by x enc= t v means that thread t has encountered
(had the opportunity to observe) a write to variable x with value v. The formal definition
and three examples motivating this assertion are given in Section 5.5.
Ordering. Ordering assertions specify the order of values written to a variable by
different writes. These assertions are thread-independent and specify an order over the
timestamp of various writes with specific values:
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1. Possible value order which is denoted by m ≺x n means that there exists two writes
w and w′ to variable x where the timestamp of w′ is larger than the timestamp of w
and the value of w and w′ is m and n, respectively.
2. Definite value order which is denoted by m ≺≺x n means that for all writes w and
w′ to x where the value of w is m and the value of w′ is n, the timestamp of w′ is
larger than the timestamp of w and m ≺x n.
Both the above assertions are formally defined in Section 5.5 and examples showing their
usage are provided.
Occurrence. Occurrence assertions specify the occurrence of a write with a specific
value to a variable (regardless of observability). Similar to the previous category, these
assertions are thread-independent:
1. Value occurrence assertions specify the limit of occurrence of writes to a variable
with a specific value. For instance, 0x n means that no write with value n to variable
x has occurred or 1x n means that there is at most one write with value n to x in
the current state. The formal definition and examples of these assertions are given in
Section 5.5.
2. Initial value which is denoted by xInit = n means that the initial value written to x
is n. The formal definition and examples of this assertion are also given in Section 5.5.
3. Covered write assertions, denoted by Cnx , state that all writes to variable x except
the last write are covered by an update (see Section 4.2), and that the last write to x
has value n. This assertion is formally defined in Section 6 and is used in verification
of Peterson’s mutual exclusion algorithm.
5.3 Load Buffering
Our first example is the load buffering litmus test (see Figure 8), which we can show satisfies
the postcondition r1 = 0 ∨ r2 = 0 since our semantics assumes absence of cycles in the
sequence-before relation combined with reads-from [22, 12]. The assertions about the C11
state capture properties about definite observations (i.e., observability assertions), which we
formalise below.
For a set of writes W and variable x ∈ VarG, let Wx = {w ∈W | var(w) = x} be the set
of writes in W that write to x. We define the last write to x in W as:
last(W,x) = w ⇐⇒ w ∈Wx ∧ (∀w′ ∈Wx. tst(w′) ≤ tst(w))
Moreover, we define the definite observation of a view function, view with respect to a set of
writes as follows:
dview(view,W, x) = n ⇐⇒ view(x) = last(W,x) ∧ wrval(last(W,x)) = n
The first conjunct ensures that the viewfront of view for x is the last write to x in W , and
the second conjunct ensures that the value written by the last write to x in W is n.
Definite observation. For a variable x, thread t and value n, we define:
x =t n = λσ. dview(σ.tviewt, σ.writes, x) = n
Expanding this out, we obtain:
σ.tviewt(x) = last(σ.writes, x) ∧ wrval(last(σ.writes, x)) = n
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Init: x := 0; y := 0; r1 := 0; r2 := 0;
{x =1 0 ∧ y =2 0 ∧ r1 = 0 ∧ r2 = 0}
Thread 1 Thread 2
{y =2 0 ∧ r2 = 0} {x =1 0 ∧ r1 = 0}
1 : r1← x; 3 : r2← y;
{y =2 0 ∧ r2 = 0} {x =1 0 ∧ r1 = 0}
2 : y := 1; 4 : x := 1;
{r1 = 0 ∨ r2 = 0} {r1 = 0 ∨ r2 = 0}
{r1 = 0 ∨ r2 = 0}
Figure 8 Proof outline for load buffering.
The first conjunct ensures that the viewfront of t for x is the last write to x in σ (thus t can
only read this last write to x). The second conjunct ensures that the value written by the
last write is n. The function dview is also used in the definition of conditional observation in
Section 5.4.
The proof of load buffering relies on the basic axioms in the following lemma. We assume
atoms(Init) returns the set of assignments contained within Init.
I Lemma 4. Each of the basic axioms below is sound (as per Definition 2), where the
statements are decorated with the thread identifier of the executing thread.
Init
x := n ∈ atoms(Init)
{true} Init {x =t n}
DOPres-Rd
{x =t′ m} r ←[A]t y {x =t′ m}
DOPres-Wr
x 6= y
{x =t′ n} y :=t m {x =t′ n}
Proof. In Isabelle. J
Thus by rule Init an assignment x := n in Init ensures that x =t n for all threads t
holds at program start. Note that such an initial assertion for the entire program is not
subject to non-interference checks. The rule DOPres-Rd states that a definite observation
x =t′ m is invariant over a read step executed by thread t. Note that pre/post conditions
for DOPres-Rd refer to thread t′, while the read statement refers to thread t. Also note
that there is no additional restriction on t and t′, thus the rule applies regardless of whether
t = t′, or not. Similarly, there are two global variables x and y mentioned in the rule, but
there are no further restrictions on their values. Rule DOPres-Wr gives a condition for
invariance of a definite observation assertion over a write. It requires that the variable being
observed is different from the variable that is updated.
I Theorem 5. The proof outline for load buffering in Figure 8 is valid.
Proof. The proof has been established in Isabelle. We outline the main steps below as it is
instructive to understand the high-level proof strategy. First we establish local correctness:
The initial condition is established by rule Init, which is in turn used to establish the
initial assertions in both threads.
In thread 1, local correctness of the postcondition of line 1 (precondition of line 2) follows
from rule DOPres-Rd, and the postcondition of line 2 follows by weakening. The proof
of local correctness in thread 2 is symmetric.
We now establish interference freedom. The precondition of line 1 is interference free wrt
line 3 by DOPres-Rd, and wrt line 4 by DOPres-Wr. This argument also applies to the
precondition of line 2. Interference freedom of the postcondition of line 2 is trivial. The
proof of interference freedom of the assertions in thread 2 is symmetric. J
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5.4 Message Passing
Next we return to the message passing example from Section 2. Its verification requires the
usage of the other two observability assertions.
Possible observation. For a variable x, thread t and value n, we define:
x ≈t n = λσ. ∃w ∈ σ.OW(t, x). wrval(w) = n
Thus, there is a write to x that is observable to thread t with a value n.
Conditional observation. For variables x, y, thread t and values m,n, we define:
[x = n](y =t m) = λσ. ∀w ∈ σ.OW(t, x). wrval(w) = n⇒
act(w) ∈WR ∧ dview(σ.mvieww, σ.writes, y) = m
The antecedent assumes that the value read for x is n, and the consequent ensures that w
is a releasing write such that the definite view of this write for variable y returns m. As
we shall see, one useful way of establishing this condition is by falsifying the antecedent by
ensuring that thread t cannot observe n for x (see (4) below).
Some useful relationships between the assertions above are given by the lemma below.
I Lemma 6. For variables x, y ∈ VarG, thread t and values m,n ∈ Val, each of the following
holds:
wfs ∧ x =t n⇒ x ≈t n (2)
wfs ∧ x =t n ∧ x ≈t m⇒ n = m (3)
x 6≈t n⇒ [x = n](y =t m) (4)
x =t n ∧ x =t′ m⇒ n = m (5)
Proof. In Isabelle. J
By (2), given a well-formed state any definite observation implies a possible observation,
and by (3) a definite observation must agree with a possible observation. By (4) if it is
not possible to observe the antecedent of a conditional observation, then the conditional
observation must hold. By (5) any two definite value observations must agree (since they
both observe the last write to x).
The next lemma lists the basic axioms that are used to prove correctness of the message
passing example.
I Lemma 7. Each of the following rules is sound (as per Definition 2), where the statements
are decorated with the thread identifier of the executing thread.
ModLast
{x =t n} x :=t m {x =t m}
ModSome
{true} x :=t m {x ≈t m}
NPOPres
{x 6≈t m} r ←[A]t′ y {x 6≈t m}
NoOW
x 6= y
{x 6≈t n} y :=t′ m {x 6≈t n}
ReadLast
{x =t m} r ←t x {r = m}
CO-Intro
x 6= y
{y =t m ∧ x 6≈t′ n} x :=Rt n {[x = n](y =t′ m)}
Transfer
{[x = n](y =t m)} r ←At x {r = n⇒ y =t m}
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Proof. In Isabelle. J
I Theorem 8. The proof outline of message passing in Figure 3 is valid.
Proof. The proof has been established in Isabelle. We outline the main steps below. First
we show local correctness.
Using Init we establish the precondition f =1 0 ∧ f =2 0 ∧ d =1 0 ∧ d =2 0.
The precondition of the program implies the initial assertions of both threads. In thread 1,
we use (3) to establish f 6≈2 1 since (3) is logically equivalent to
wfs ∧ x =t n ∧ n 6= m⇒ x 6≈t m
In thread 2, we use (3) in combination with (4).
In thread 1, the post condition of line 1 (precondition of line 2) follows by application of
NoOW and ModLast. The post condition of line 2 is trivial.
In thread 2, the postcondition of line 3 follows by application of Transfer, while the
postcondition of line 4 follows by application of ReadLast.
Next we show interference freedom.
The preconditions of lines 1 and 2 can be shown to be interference free by applying
NPOPres to the first conjunct and DOPres-Rd to the second.
The precondition of line 3 is interference free against line 1 due to NoOW using the
existing precondition f 6≈2 1 of line 1. The proof then follows by application of (4).
Interference freedom against line 2, is proved using CO-Intro and the precondition at
line 2.
The precondition of line 4 is interference free against line 1 by (5) (i.e., since the precon-
ditions are of lines 1 and 4 are contradictory). Interference freedom holds against line 2
by rule DOPres-Wr.
The postconditions of lines 2 and 4 are trivially interference free. J
5.5 Read-Read Coherence
Next, we verify three versions of the read-read coherence (RRC) litmus test as given in
Figures 9, 10 and 11. The original RRC litmus test (Figure 10) guarantees that if one thread
sees the writes to x (by threads 1 and 2) in a certain order, then the other thread see the
writes in the same order. Here, the postcondition assumes that thread 3 has observed the
write x := 1, then the write x := 2, while thread 4 has already seen the write x := 2 when
reading x at line 5. It requires that thread 4 does not subsequently see value 1 when it reads
x at line 6. Figure 9 presents a simpler variation where the ordering of writes to x is enforced
by the thread ordering. Figure 11 combines RRC with message passing.
Unlike message passing (which is a litmus test over two different variables), the RRC
examples demonstrate the need for ordering and occurrence assertions which we introduce
next.
Possible value order. For values m,n and variable x, we define:
m ≺x n = λσ. ∃w,w′ ∈ σ.writesx. wrval(w) = m ∧ wrval(w′) = n ∧
tst(w) < tst(w′)
Thus, there are two writes two x with values m and n, where the timestamp of the write
with value m precedes the timestamp of the write with value n. Note that this m ≺x n does
not preclude n ≺x m. E.g., if a thread writes m to x, then n, then m again, both m ≺x n
and n ≺x m will hold. In this scenario, m ≺x m also holds since there are two separate
writes to x with value m.
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Init: x := 0; y := 0;
{xInit = 0 ∧ 0x 1 ∧ 0x 2}
Thread 1 Thread 2
{xInit = 0 ∧ 0x 1 ∧ 0x 2} {true}
1 : x := 1; 3 : a← x;
{0x 2 ∧ 1x 1 ∧ x
enc= 1 1} {x
enc= 2 a}
2 : x := 2; 4 : b← x;
{1 ≺≺x 2} {a 6= b⇒ a ≺x b}
{a = 2⇒ b 6= 1}
Figure 9 Proof outline for RRC2, where x ∈ VarG and a, b ∈ VarL.
Definite value order. For values m,n and variable x, we define:
m ≺≺x n = λσ. (m ≺x n)(σ) ∧ (∀w,w′ ∈ σ.writesx.
wrval(w) = m ∧ wrval(w′) = n⇒
tst(w) < tst(w′))
Note that this implies m 6= n. Unlike possible value orders if m ≺≺x n holds then n 6≺≺x m.
Note also that our definition allows several writes to x with values m and n provided all
writes with value m occur (in timestamp order) before all writes with value n.
Initial value. For values n and variable x, we define:
xInit = n = λσ. ∃w ∈ σ.writesx. wrval(w) = n ∧
(∀w′ ∈ σ.writesx. w 6= w′ ⇒ tst(w) < tst(w′))
Note that for the construction in this paper, it suffices to return the write to x with timestamp
0 since we assume that writes are initialised with timestamp 0. The definition above however,
is more robust since it also applies to situations where variables are not initialised, or
initialised to an arbitrarily chosen timestamp (as is the case in our Isabelle encoding).
Encountered value. For a variable x, thread t and value n, we define:
x
enc= t n = λσ. ∃w ∈ σ.writesx. tst(w) ≤ tst(σ.tviewt(x)) ∧ wrval(w) = n
That is x enc= t n holds iff there is a write to x with value n whose timestamp is at most the
timestamp of the viewfront of t for x. Note that x enc= t n does not guarantee that t has read
the value n for x. For instance, x enc= t n could hold if there is a write, say w, of x with value
n and t writes to x with a write whose timestamp is greater than tst(w).
Value occurrence. These are straightforward to define in terms of our value order assertions
above. For a variable x, thread t and value n, we define:
0x n = ∃m. xInit = m ∧m 6= n ∧m 6≺x n
1x n = n 6≺x n
Thus, if 0x n holds then there is no write with value n. If 1x n holds, then either there is no
write to x with value n, or if there is a write with value n, this is the only such write.
To understand the interaction between value ordering and write limit assertions, consider
the following lemma. It states that if there is a possible value order on x with m preceeding
n and there is at most one write with these values, then there is a definite value order on x
with m preceeding n.
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Init: x := 0; y := 0;
{0x 1 ∧ 0x 2 ∧ xInit = 0}
Thread 1
{0x 1}








3 : a← x;
{x enc= 3 a}
4 : b← x;
{a 6= b⇒ a ≺x b}
Thread 4
{true}
5 : c← x;
{x enc= 4 c}
6 : d← x;
{c 6= d⇒ c ≺x d}
{a = 1 ∧ b = 2 ∧ c = 2⇒ d 6= 1}
Figure 10 Proof outline for RRC, where x ∈ VarG and a, b, c, d ∈ VarL.
I Lemma 9. For x ∈ VarG and m,n ∈ Val, we have:
m ≺x n ∧ 1xm ∧ 1x n⇒ m ≺≺x n (6)
m ≺≺x n⇒ n 6≺≺x m (7)
Proof. In Isabelle. J
We discuss the proof of RRC2 in detail. Its proof relies on the following lemma which
captures some basic properties about value assertions.
I Lemma 10. Each of the rules below is sound (as per Definition 2), where the statements
are decorated with the thread identifier of the executing thread.
ZWr
m 6= n
{0xm} y :=[R]t n {0xm}
DVPres
{m ≺≺x n} r ←[A]t y {m ≺≺x n}
1Intro
i 6= m{
xInit = i ∧ 0xm
}
x :=[R]t m {1xm}
EncWr
{true}x :=[R]t m {x
enc= t m}
EncRd





{x enc= t m} r ←[A]t x
{




{xInit = i ∧ 0x n ∧ 1xm ∧ x
enc= t m} x :=[R]t n {m ≺≺x n}
1PresR
{1xm} r ←[A]t y {1xm}
POrd
{m ≺x n} C {m ≺x n}
Proof. In Isabelle. J
I Theorem 11. The proof outline for RRC2 in Figure 9 is valid.
Proof. This proof has been mechanised in Isabelle. Once again, we describe the proof outline
to give an overview of how our proofs are used. For local correctness we have the following.
The initialisation clearly satisfies the precondition of the program, and this implies the
precondition of thread 1. The precondition of thread 2 is trivial.
Next we consider the postcondition of line 1. The first conjunct holds by ZWr, the
second conjunct holds by 1Intro and the third by rule EncWr.
The postcondition of line 2 holds by rule DVIntro.
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Init: x := 0; y := 0;
{0x 1 ∧ 0x 2 ∧ x =1 0 ∧ y 6≈2 1}
Thread 1{
0x 1 ∧ y 6≈2 1 ∧
(0x 2⇒ x =1 0)
}
1 : x := 1;{
1x 1 ∧ y 6≈2 1 ∧
(0x 2⇒ x =1 1)
}
2 : y :=R 1;
{1x 1}
Thread 2
{1x 1 ∧ 0x 2 ∧ [y = 1](x =2 1)}
3 : r ←A y;
{1x 1 ∧ 0x 2 ∧ (r = 1⇒ x =2 1)}
4 : x := 2;
{1x 2 ∧ (r = 1⇒ 1 ≺≺x 2)}
Thread 3
{true}
5 : a← x;
{x enc= 3 a}
6 : b← x;
{a 6= b⇒ a ≺x b}
{r = 1 ∧ a = 2⇒ b 6= 1}
Figure 11 Proof outline for RRC3, where x, y ∈ VarG and a, b ∈ VarL.
In thread 2, the postcondition of line 3 holds by rule EncRd, and the postcondition of
line 4 holds by rule EPO.
Next we check interference freedom.
The precondition of line 1 is stable with respect to lines 3 and 4 by ZWr.
Next consider the precondition of line 2. The first and second conjuncts are stable with
respect to lines 3 and 4 by ZWr and 1PresR, respectively. The third conjunct is trivially
preserved (see Isabelle).
The postcondition of line 2 holds by DVPres.
The precondition of line 3 is trivial and the postcondition of line 3 holds by POrd. J
Correctness of RRC and RRC3 is established by the following theorem.
I Theorem 12. The proof outlines for RRC and RRC3 in Figure 10 and Figure 11, respect-
ively are valid.
Proof. In Isabelle. J
For RRC (Figure 10), the precondition of line 4 records the fact that thread 3 has
encountered a (whatever the value of a may be). Moreover, it guarantees that there is
at most one write of x with values 1 and 2. The first conjunct (i.e., x enc= 3 a) allows us
to conclude that after x is read at line 4, if a and b are different, then the value for a is
possibly ordered before the value for b. The second and third conditions are used to establish
the postconditions 1x 1 and 1x 2. This argument also applies to the assertions in thread 4.
Finally, we show that the postcondition of the program holds as follows, where we assume
post is the conjunction of the postcondition of each thread.
post⇒ (a = 1 ∧ b = 2 ∧ c = 2⇒ d 6= 1)
⇐⇒ post ∧ a = 1 ∧ b = 2 ∧ c = 2 ∧ d = 1⇒ false (logic)
⇐= 1x 1 ∧ 1x 2 ∧ 1 ≺x 2 ∧ 2 ≺x 1⇒ false (logic)
⇐= 1 ≺≺x 2 ∧ 2 ≺≺x 1⇒ false (6)
⇐= true (7)
The calculation above has been verified with Isabelle, but we recall the proof here as it
provides insight into the interactions between different value assertions.
RRC3 (Figure 11) combines message passing on y with RRC on x. Namely, knowledge
of x := 1 in thread 1 is transferred to thread 2 using a release-acquire synchronisation on
y. Thus, if thread 2 reads 1 for y it must also have encountered 1 for x. Thus, if r = 1,
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then the write on line 4 must have happened after the write on line 1. This means that it
should be impossible for thread 3 to read 2 for x (at line 5) then read 1 for x (at line 6).
Unlike message passing, in RRC3, the “data” variable x is updated both before and after
synchronisation. Thus, the assertions on definite values (e.g., x =1 1) become conditional
on whether line 4 has already been executed. In particular, the antecedent 0x 2 allows us
to assume that line 4 has not yet been executed. As with RRC, we must separately prove
that the conjunction of the postconditions of the threads implies the postcondition of the
program. This proof is mechanised in Isabelle, and is elided here.
6 Case study: Peterson’s algorithm
We turn to our final case study, the verification of the mutual exclusion property of a
version of Peterson’s algorithm. The complexity of this case study is much greater than
our earlier examples. This program contains a loop, features a careful mixture of relaxed
and release/acquire operations to the same variable, and an RMW operation whose precise
semantics is critical to the correctness of the algorithm.
Our version of Peterson’s algorithm5, presented in Figure 12 is a mutual exclusion
algorithm for two threads implemented for C11 using release-acquire annotations [34]. The
purpose of verification is to show that this algorithm actually guarantees mutual exclusion,
i.e., that the two threads can never be in their critical sections (line 6) at the same time. As
with the original algorithm, variable flagi, for i ∈ {1, 2} is used to indicate whether thread i
intends to enter its critical section. In this version of the algorithm, we let flagi range over
{0, 1}, where 0 is used for the boolean value “false”, and 1 is used for the boolean value “true”.
The shared variable turn is used to cause a thread to “give way” when both threads intend
to enter their critical sections at the same time. Our verification uses auxiliary variables
afteri for each thread i (as does the proof for a sequentially consistent setting in [7]), the
purpose of which we describe below.
We describe the algorithm for thread 1; the other thread is symmetric. For now, we
ignore the assertions. The flag variable is set to 1 (line 1) using a relaxed write (which cannot
induce any synchronisation), but is set to 0 (line 7) using a release annotation. The intention
of the latter is to synchronise this write (of 0 to flag1) with the read of flag1 at line 3 in
thread 2. The value of turn is set using a swap command. The swap is implemented using
an C11 RMW operation that has both the release and acquire annotations. When the swap
is executed, as part of the same transition, the auxiliary variable after1 is also set, indicating
that thread 1 is ready to enter the busy wait loop beginning at line 3, and then to enter the
critical section.
The busy wait loop forces thread 0 to wait until either flag2 is 0 (indicating that thread 2
is not trying to enter the critical section) or turn = 1 (indicating that it is thread 1’s turn to
enter the critical section). Note that the read of turn within the guard of the busy wait loop
(line 5) is relaxed.
We turn now to the proof that this version of Peterson’s algorithm has the mutual
exclusion property. We prove mutual exclusion in two steps. First, we show that the given
proof outline is valid, and second, that the conjunction of the precondition of thread 1’s
critical section (line 6) and thread 2’s must be false. Therefore, the two threads cannot
simultaneously be in their critical sections.
5 For simplicity our version of the algorithm does not have an outermost loop.
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Init: flag1 := 0;flag2 := 0; turn := 0 ∧ after1 := false; after2 := false
Thread 1{
¬after1 ∧ flag1 =1 0 ∧ turn 6≈2 2 ∧ (C0turn ∨ [turn = 1](flag2 =1 1))
∧(after2 ⇒ C1turn ∧ [turn = 1](flag2 =1 1))
}
1: flag1 := 1 ;{
¬after1 ∧ flag1 =1 1 ∧ turn 6≈2 2 ∧ (after2 ⇒ C1turn ∧ [turn = 1](flag2 =1 1))
}
2: 〈turn.swap(2)RA ; after1 := true〉{
after1 ∧ (after2 ∧ (flag2 ≈1 0 ∨ turn ≈1 1)⇒ turn =2 1)
}
do
3: r1 ←A flag2{
after1 ∧ (after2 ∧ (r1 = 0 ∨ turn ≈1 1 ∨ flag2 ≈1 0)⇒ turn =2 1)
}
4: r2 ← turn{
after1 ∧ (after2 ∧ (r1 = 0 ∨ r2 = 1 ∨ turn ≈1 1 ∨ flag2 ≈1 0)⇒ turn =2 1)
}
5: until (r1 = 0 ∨ r2 = 1)
{after1 ∧ (after2 ⇒ turn =2 1)}
6: Critical section ;
7: 〈flag1 :=R 0 ; after1 :=false〉
Figure 12 Peterson’s algorithm (adapted from [34]) and its proof outline. Thread 2 (not shown)
is symmetric.
We deal with the second step first by showing that the formula below is false:
after1 ∧ (after2 ⇒ turn =2 1) ∧ after2 ∧ (after1 ⇒ turn =1 2)
It is easy to see that this implies turn =1 2 ∧ turn =2 1. However, by (5) this situation is
impossible.
The first step is more elaborate and we only describe certain aspects. The precondition of
line 3 is also an invariant of the busy wait loop. This assertion ensures that if thread 1 is able
to exit the busy wait loop, then the precondition of the critical section will be satisfied. Note
that thread 1 exits the loop if it reads 0 from flag2 (which is only possible when flag2 ≈1 0)
or it reads 1 from turn (which is only possible when turn ≈1 1). The invariant states that if
one of these conditions holds in a state where thread 2 is waiting to enter the critical section
(that is, after2), we can conclude turn =2 1 as required.
Proving that the precondition of line 3 is satisfied in the post-state of line 2 requires using
a feature of our assertion language, closely related to the semantics of RMW operations,
that we now introduce. Recall from the Update rule in Figure 5 that whenever a write w
is read-from by an RMW operation, w becomes covered, so that no later write (or RMW)
operation can be inserted between w and the RMW. This feature of C11 is critical to the
correctness of Peterson’s algorithm. Observe that the turn variable is only modified by RMW
operations, and therefore every write to turn is covered, except the last. To formally state
this, we need the third occurrence assertion Cnx , defined as follows.
Cnx = λσ. ∀w ∈ σ.writesx. w /∈ σ.covered ⇒ wrval(w) = n ∧ w = last(W,x)
So Cnx means that every write to x except the last is covered and the value written by that
last write is n.
We use the following lemma on covered.
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{Cnx} x.swap(l)RA {x =t l}
Rule CVD-Upd states that if Cnx holds in the pre-state, then after executing x.swap(l)RA,
we obtain a new covered predicate Clx. Thus, it is possible to maintain a covered predicate
in a program (with possibly different return values) by ensuring each modifiation to the
covered variable is via a swap. This is a property that is true of Peterson’s algorithm as given
in Figure 12. Rules CVD-Wr and CVD-Rd give preservation properties for the covered
assertion for a read and a write, respectively. Finally, CVD-DObs is used to establish a
definite observation of a covered assertion after a swap command.
The precondition of line 2 asserts that if thread 2 is ready to enter the critical section
(that is, after2) then the RMW to be executed at line 2 must read from the last write which
has value 1 (that is, C1turn) and when this RMW occurs then thread 1 will definitely see
flag2 set (that is, [turn = 1](flag2 =1 1)). This is enough to show that if after2 then in the
post-state of the RMW, flag2 6≈1 0 which is sufficent to prove the postcondition of line 2.
Of course, the sequential reasoning above must be combined with an interference freedom
check, which is supported by a set of basic lemmas describing how Cnx is updated. This leads
to the following theorem, which establishes validity of the proof outline.
I Theorem 14. The proof outline of Peterson’s algorithm (Figure 12) is valid.
Proof. In Isabelle. J
We note that Peterson’s algorithm represents a challenge in deductive verification. Unlike
the litmus tests presented above, there is sufficient complexity in the algorithm and the
resulting proof outline so that pen-and-paper proofs cannot be trusted. Using our mech-
anisation, we explored several variations of the proof outline in Figure 12, and discovered
simplifications to our original pen-and-paper proofs.
7 Mechanisation
As already mentioned, the operational semantics as well as all lemmas and theorems presented
in this paper have been mechanised in Isabelle. In this section, we discuss our mechanisation
effort.
To prove the lemmas about basic assertions, we typically prove a more general result
relating to reads and writes, which are then specialised so that they can be used in the
verification of the algorithms. For example, we first prove the lemma in Figure 13, which
describes changes to definite values and applies to any writing transition. This is then
specialised to the corollaries on the right, which are easier for Isabelle to find when performing
the verification of the proof outlines.
The generic lemmas require some amount of interactive work. However, once verified, it is
straightforward to use them to prove the corollaries. For example, d_obs_WrX_set in Figure 13
is verified using “by (metis WrX_def avar.simps(2) d_obs_Wr_set wr_val.simps(1))”,
which is found automatically by Isabelle’s built in sledgehammer tool [10].
Such lemmas and corollaries are in turn used in the proofs of programs. First the program
state (i.e., ΣC11) is encoded as a record type with a special variable that models the C11
state. The programs themselves are encoded as a relation over these records with program
S. Dalvandi, S. Doherty, B. Dongol, and H. Wehrheim 11:23
lemma d_obs_Wr_set:
assumes "wfs σ"
and "wr_val a = Some n"
and "avar a = x"
and "[x =t m] σ"
and "step t a σ σ’"
shows "[x =t n] σ’"
corollary d_obs_WrX_set:
"wfs σ =⇒ [x =t m] σ =⇒ σ [x := n]t σ’ =⇒ [x =t n] σ’"
corollary d_obs_WrR_set :
"wfs σ =⇒ [x =t m] σ =⇒ σ [x :=R n]t σ’ =⇒ [x =t n] σ’"
corollary d_obs_RMW_set :
"wfs σ =⇒ [x =t m] σ =⇒ σ RMW[x,w,n]t σ’ =⇒ [x =t n] σ’"
Figure 13 Isabelle encoding of basic axioms over C11 assertions.
counters modelling control flow. This allows the proof outlines to be encoded as predicates
mapping program counters to the assertions at that control point. We then verify a set
of lemmas that guarantee local correctness and interference freedom, where we decompose
proofs and apply case analysis over the individual program steps (e.g., reads, writes for
each thread). Once a proof has been decomposed, sledgehammer is able to find the relevant
corollaries (e.g., those in Figure 13) to discharge proofs automatically.
8 Related Work
The semantics and verification of programs running on weak memory models has recently
received a lot of attention. Lahav [20] gives a brief survey for C11.
Our timestamp based operational semantics is motivated by ideas in [13] and is similar
to the semantics of Kaiser et al. [16, 17]. We note there are differences in coverage of the
memory models in [13, 16, 17]. Dolan et al. [13] cover a sequentially consistent (SC) and
relaxed accesses for OCAML, where the SC operations behave like Java volatiles. Kaiser et
al [16] covers non-atomics and release-acquire, while Kang et al. [17] support a much larger
fragment of C11, including so-called load-buffering cycles.
Abdulla et al. have shown the reachability problem for release-acquire to be undecidable [1].
A number of works target model checking for weak memory, e.g., by explicitly encoding
architectural structures leading to weak behaviour, like store buffers [31, 4]. Ponce de León
et al. [28, 14] have developed a bounded model checker for weak memory models, taking the
axiomatic description of a memory model as input. (Bounded) model checkers for specific
weak memory models are furthermore the tools CBMC [5] (for TSO), Nidhugg [2] (for TSO
and PSO), RCMC [18] (for C11) and GenMC [19] (again, parametric in memory model).
A (non-automatic) reasoning technique for proving invariants – parameterised by a
weak memory model – has been proposed by Alglave and Cousot [3]. They propose a new
semantics, different from an operational one without any coherence order (or modification
order) constraining the order of writes to memory. Their assertions contain so-called pythia
variables to uniquely identify values of read events, and require a separate communication
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proof (differentiating their method from standard Owicki-Gries reasoning). They say “In
addition to the initialisation, sequential, and non-interference proof, the main difference
with Owicki and Gries [25] (and Lamport 1977) is the use of pythia variables and the
read-from relation in assertions and the communication proof showing that reads-from is
well-formed.” [3]. Our method in contrast only requires the initialisation, sequential, and
non-interference proofs as with the original technique.
Another manual method for the RC11 memory model has been developed by Doherty
et al. [12], who cover the message passing example and Peterson’s algorithm. Our work is
inspired by this existing work, however, there are several differences. They use a classical
model of the C11 state (expressed in terms of a set of relations, e.g., reads-from, sequenced-
before etc), develop assertions over these relations and a small proof calculus for these
assertions. Moreover, their methods are at a lower level of abstraction than the techniques
presented in this paper since the assertions are stated in terms of individual relations that
make up each state. Thus, it is not possible to directly develop a Hoare logic for their
assertions and mechanisation itself is more difficult.
Also close to our work is that of Lahav and Vafeiadis [21] who also develop an Owicki-Gries
style proof calculus. We consider all their examples except RCU – our logic can handle the
RCU example, but this proof has thus far not been mechanised. Moreover, we include several
other case studies such as litmus tests that combine read-read coherence with message passing
and the non-trivial Peterson’s algorithm. There are several additional differences to note. (1)
Lahav and Vafeiadis’ proof calculus is developed in the absence of an operational semantics,
and hence, their definition of a valid Hoare triple is non standard (see [21, Definition 9]). A
consequence of this is that they must be careful about the introduction of auxiliary variables,
resorting to the more restricted notion of a ghost variable. In contrast, we use traditional
auxiliary variables – an auxiliary variable must not affect the control flow of a program nor
be assigned to any program variable. Note however, that to simplify the presentation, we
use auxiliary variables in a more restricted manner (see Section 3). (2) They do not handle
relaxed accesses – as stated in their conclusion: “While OGRA’s non-interference condition
appears to be restrictive, it is unsound for weaker memory models, such as C11’s relaxed
accesses . . . ”. (3) They do not provide a mechanisation.
A frequently employed starting point for program logic is separation logic, for which
a number of extensions to weak memory exist (GPS [32], RSL [16]). Svendsen et al. [30]
propose a separation logic based on the promising semantics of Kang et al. [17]. The principle
of ownership transfer used therein naturally fits to message passing using release acquire.
Prover support for such separation logic based proofs – like ours with Isabelle – has been
developed for the Iris proof system [16]. Tool support has also been developed by Summers
and Müller [29], where the RSL logic has been encoded in the Viper tool, offering a level
of proof automation. Their encoding is proved sound and complete with respect to RSL.
However, such efforts do not provide a clear link between C11 semantics and traditional
reasoning using Hoare logics.
9 Conclusion
In this paper, we have introduced an assertion language for C11 RAR which enables re-use
of the entire Owicki-Gries proof calculus except for the axiom of assignment. The assertion
language is based on an operational semantics for C11 RAR which we have shown to be sound
wrt. standard axiomatic semantics. We have exemplified reasoning on a number of standard
C11 RAR litmus tests as well as a C11 RAR annotated version of Peterson’s algorithm. All
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proofs ranging are mechanised within Isabelle – this includes soundness of the basic axioms
for weak memory reads, writes and updates, and validity of proof outlines for the examples
presented.
We are currently integrating this work [11] into the standard Owicki-Gries library that
is included in the Isabelle distribution [24]. As future work, we aim to tackle fragments
of C11 larger than C11 RAR, e.g., fragments that allow the load buffering example to
terminate with postcondition r1 = 1 ∧ r2 = 1 [8, 17], SC annotations [22], as well as
release sequences and fences [9]. Extending our operational semantics to handle the final
two features is straightforward, but is not considered in this paper as it complicates the
semantics and detracts from our main contribution, i.e., a simple extension to Hoare logic to
enable reasoning about C11 programs. Hoare-style reasoning that incorporates the other two
features is currently being investigated.
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